Graphene as a material has created a lot of interest due to properties like high saturation velocity [1] , high current carrying capacity, ambipolar characteristics [2] and high transconductance. These properties make graphene based transistors a promising candidate for high frequency applications. Recently, there have been [2] [3] demonstration of RF mixers with graphene transistors. Traditional DC measurements are not sufficient when considering graphene transistors for high frequency circuit design, making it essential to study the transistor IV performance at operating frequencies >GHz. In this work we outline an RF IV extraction technique and use physics based analytical model to evaluate the performance of graphene transistors with HfD2 high-K dielectric. Figure 1 shows an SEM micrograph of the fabricated transistor on quasi-free-standing graphene (QFEG).
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QFEG is prepared on (0001) oriented 6H-SiC substrates through a combination of sublimation and hydrogen intercalation [4] . The sublimation of Si takes place at 1625°C for 15 minutes under a 1 Torr Ar ambient, while hydrogen intercalation follows at 1050°C for 120 minutes in a 600 Torr Ar/H2 mixture, producing monolayer and bilayer QFEG. Ti (10 run)/ Au (100 run) contacts are used as source/drain metallizations, after which gates are prepared. HfD2 dielectric (10 run thick) was deposited using an oxide seeded ALD (O-ALD) technique previously described in detail elsewhere [5] .
The DC transfer characteristics of a 750nm gate length device are shown in Figure 2a . Figure 3a and 4a shows the DC transconductance (Gm) and output conductance (Gd) of the measured device. For the evaluation of RF IV ( fig. 2b ) it is essential to first evaluate the non-linear components (gm, gd) of the small signal model representing the device at high frequency. The s-parameters for the device are measured at the desired gate and drain bias conditions. After open and short de-embedding, the s-parameters are converted into y-parameters. Figure 5 shows the real part OfY2 1 and Y22 de-embedded data as a function of angular frequency (0)). The Y -intercept of these curves provides us with the RF gm and gd. Figure 3b and 4b shows the extracted RF gm and gd as a function of gate and drain bias. Through the integration of the evaluated gm and gd over gate and drain bias respectively, the RF current-voltage characteristics of the graphene FET is evaluated.
The RF source to drain current, ion improves by 50% and the peak RF gm improves by 20% compared to DC Ion and Gm. This improvement is due to reduced charge trapping in the dielectric at very high frequencies. The two primary sources of traps in transistors are interface traps and bulk dielectric traps. The trap response time of interface traps is exponentially related to the energetic distance from the band edges. For example, midgap traps are the slowest while band edge traps are the fastest. In graphene, due to the absence of a bandgap these traps can readily exchange carriers with either the valance or the conduction band. Hence, even at RF measurement frequencies, these traps are active and degrade the RF IV characteristics. Alternatively, the bulk traps in the dielectric are slow traps as they rely on tUflll eling of the carriers into the oxide. Figure 6 shows the occupancy (probability>0.9) of bulk electron traps extending into the dielectric for different sweep rate, by the capture of electron from the graphene conduction band. It can be seen that for RF measurement, only the traps 1�2 run deep will be active.
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